This paper introduces a collisionless wavelength division multiple access protocol for a passive star-coupled photonic network and shows that it possesses significant performance and flexibility advantages over alternative approaches. A performance modeling technique is introduced, based on a semi-markov analytic model, that eliminates many of the unrealistic assumptions of past approaches to analytical modeling. The performance of the protocol is analyzed using this analytical model and discrete-event simulation. The proposed protocol is control channel based: one WDM channel is used to reserve access for data packet transmission on the remaining data channels. Control channel access arbitration is achieved through time-division multiplexing, enabling all active nodes the opportunity to transmit once every control cycle. This approach significantly reduces the long synchronization delays typical of time-division multiplexing systems: the control cycle length is proportional to the control packet size rather than the data packet size. Every node in this system has one tunable transmitter and two receivers. One receiver continuously monitors the control channel to receive all control packets. The other receiver is tunable, and is used to receive data packets on any data channel. This protocol eliminates packet collisions since the control channel receiver tracks busy data channels and destinations. The proposed approach has the advantage that variable sized data packets in a collisionless environment are supported without utilization degradation. Furthermore, a mechanism is introduced that relaxes the constraints on the switching times of the optical components by decreasing the performance sensitivity. The performance is evaluated in terms of network throughput, packet delay, and control and data channel utilization. In particular, this paper examines the performance impact with variations in the number of nodes and data channels, packet generation rate, data packet length, and the optical device switching latencies. The performance of the proposed protocol is compared to the DT-WDMA protocol proposed in [1].
Introduction
This paper introduces a collisionless multiple access protocol for an optical wavelength division multiplexed (WDM) star coupled system. The work presented in this paper is based on a passive star-coupled configuration due to its fanout characteristic and high network fault tolerance [2, 3, 4] .
Media access control (MAC) protocols developed for photonic star-coupled WDM networks may be broadly classified into reservation and pre-allocation strategies [5, 6] . Reservation techniques may designate one wavelength channel as the control channel that is used to reserve access on the remaining channels (designated as data channels) for data packet transmission [7, 1, 8, 9, 10, 11] . The control channel is used to transmit control information and reserve access on the data channels. Media access control protocols are required to provide arbitration on both the data and control channels. Pre-allocation techniques pre-assign the channels to the nodes, where each node has a home channel that it uses either for all data packet transmissions or all data packet receptions [12, 13, 5, 14, 15] . This eliminates the requirement that a node possess both a tunable transmitter and a tunable receiver. Pre-allocation approaches do not require a control channel: all channels are used for data transmission.
Control channel-based protocols provide flexibility in the use of data channels and are particularly attractive over non-control channel-based protocols when there are far fewer channels than nodes. The control channel is used by the source node to inform the destination node of its intention to transmit, the data channel to expect the data packet, and its size. Control channel-based protocols are often more complex than pre-allocation approaches since the transfer is based on two stages: reservation and transmission [5] . Depending on the implemented protocol, collisions may occur during control and data packet transmission.
The access protocols proposed for star-coupled systems in [13, 7, 8] are based on random access schemes. Habbab et al. in [7] introduced a first approach to achieve media access control for WDM star coupled networks that capitalized on the flexibility of the multiple channels. The channels were shared by all nodes on a contention basis, and random access schemes were employed on both control and data channels. Packet collisions could occur with both control and data packet transmission. A data packet was transmitted even if the control packet was not successfully transmitted. An extension was proposed in [8] where the data packet was transmitted only with a successful control packet transmission. This modification required two receivers: one to monitor the control channel (to sense collisions), and a tunable receiver for data packet reception.
A staticly allocated collisionless control channel-based scheme (DT-WDMA) was proposed in [1] for an architecture with two fixed wavelength transmitters and two receivers per node. All nodes had fair access to the control channel through a time division multiaccess scheme. Each data channel was owned by a node for data packet transmission. This protocol limited the system size to the number of available channels. Data packet transmission in the DT-WDMA protocol is synchronized to control cycle boundaries [1]: a node transmits its data packet at the beginning of the control cycle following the control cycle in which it sent the control packet. A fixed time is reserved on a data channel equal to the control cycle length (which is proportional to the number of nodes).
The proposed protocol, denoted as TDMA-C following the notation introduced in [7] , decouples the maximum system size and the number of data channels. Furthermore, the relation between data packet length and the number of interconnected nodes is eliminated: variable sized packets are supported without loss of utilization with small packets. This protocol achieves collisionless data packet transmission without requiring the allocation of home channels. The proposed architecture employs a single tunable transmitter per node for both control and data packet transmission. As with DT-WDMA, each node has two receivers: a fixed receiver to continually monitor the control channel and a tunable receiver for data packets. Packet collision due to destination node or data channel contention is eliminated through status tables at each node that track the availability of destination nodes and data channels. Time multiplexing on the control channel provides each node a chance to transmit per control cycle. A simple overlapping scheme is introduced for this protocol that reduces the performance sensitivity to the optical device switching speed.
An analytical model has been developed based on a semi-markov process. The advantages of this mathematical model are its relative speed of computation in comparison to simulation, its applicability to any system size and buffer capacity, and its elimination of the typical assumptions of analytic models that limit their realistic usefulness. The performance of the network is studied in terms of network throughput and average packet delay. The metrics are evaluated in terms of varying nodes and channels. Section 2 presents the architecture of the network and the description of the proposed protocol. Section 2.3 defines the DT-WDMA protocol and provides a brief comparison. Section 3 introduces the semi-markov model developed for the analysis of the protocol, and derives the performance metrics. Section 4 studies the behavior of the protocol and compares it to the DT-WDMA protocol based on the analytic model and discrete-event simulation in terms of the performance metrics and varying system parameters.
Protocol Description
The protocol proposed in this paper is denoted as TDMA-C following the notation introduced in [7] . Section 2.1 presents the network architecture, Section 2.2 describes the protocol and Section 2.3 compares the proposed protocol to the DT-WDMA proposed in [1].
Network Configuration
The proposed protocol has been developed for a passive optical star-coupled architecture. This architecture was chosen due to its superior fanout capability over optical bus based systems [3, 4] , and its high fault tolerance characteristic due to the large connectivity and passive nature.
The architecture has M nodes numbered fm 1 ; m 2 ; : : :; m M g. A node may transmit or receive on any data channel as well as the control channel. The system has a total of C + 1 channels, where C denotes the number of channels allocated for data packet transmission and are numbered fc 0 ; c 1 ; : : :; c C g. The control channel is defined as c 0 ; and c i , 1 i C, denotes a data channel. Table 1 summarizes the notation definitions.
Each node has a tunable transmitter, denoted as Tx, capable of tuning to any channel. Concurrent data packet transmission and data packet reception is supported. The receiver subsystem consists of two receivers. The first receiver, denoted as R 0 , continually monitors the control channel to receive all transmitted control packets. The second receiver, denoted as R 1 , is tunable and used to receive data packets along any of the C data channels.
The control packet has four integer fields s, d, i and L: s, 1 s M, identifies the source node address m s ; d, 1 d M, identifies the destination node address m d ; i, 1 i C, identifies channel c i as the selected data channel, and L indicates the data packet length. Time is normalized to the control slot, the time required for the transmission of a control packet, and taken to be one unit of time. Data packets are taken to be a positive integer L times the length of a control packet.
As described in Section 2.2, the protocol is not restricted to fixed packet lengths and its collisionless nature is retained with variable sized data packets. Section 2.2 describes the proposed protocol and Section 2.3 outlines the differences between the two static allocation reservation protocols TDMA-C and DT-WDMA.
TDMA-C Protocol
Access to the control channel is based on a static cyclic slot allocation scheme. Each node is assigned one control slot per cycle, and all nodes have the opportunity to transmit a control and data packet during each cycle. .. . TM   T1  TM   1 Control Cycle  1 Control Cycle   T1 T2  TM T1 T2  TM allocation is static and does not change with load.
A control cycle consists of M control slots as shown in Fig. 1(a) . Every node has an assigned control slot it uses to reserve access on a data channel if backlogged. In Fig. 1(a) , node m 1 transmits a control packet in control slot T 1 . The transmitter then waits for time slots before transmitting the data packet on the selected data channel. The delay is defined as the switching latency. The switching latency is defined as = maxft s ; t r g, where t s is the time required by Tx of the source to switch to the selected wavelength, and t r is the time required by the target node to receive and decode the control packet and switch R 1 to the selected data channel. As described below, the dependence on the optical devices switching characteristics can be reduced by overlapping .
Collisionless transmission is achieved by this protocol through the use of status tables. Each node maintains two tables: a table to track the status of the data channels to eliminate data channel collision, and a table to avoid destination conflict by tracking the status of the R 1 receiver at each node. This is why each node has receiver R 0 parked on the control channel: all transmitted control packets are received by all nodes (including the node that transmitted the control packet). R 0 updates the two status tables at the end of each control slot after receiving and decoding a control packet. If m j transmits a control packet targeting m i on data channel c k , all nodes add L + against entry i in their node status table and entry k in the channel status table. The entries indicate the number of time slots that the resources will be busy. All positive entries of each table are decremented at the end of every control time slot to update the remaining busy control slots.
A VLSI chip has been designed to be used in the receiver subsystem for maintaining the channel and node status tables [16] . The chip is designed to receive serial data at a speed of 2 Giga bits per second. The data is decoded, the entries in the tables are identified and updated. The chip was designed using Octtools on a MOSIS tiny chip frame and fully simulated with MUSA. The design of the chip incorporated the results of the performance analysis of Section 4 where it is shown that the optimum ratio of nodes to channels is 2:1. The chip was designed in a modular fashion, each implementing the status tables for 4 nodes and 2 channels, such that an array of chips could be used for larger systems.
A backlogged node checks its status tables at the beginning of its preallocated time slot. If the target node has a status table entry of less than or equal to , it is considered idle. If the target node is idle, the transmitter then checks for any available data channel. A data channel is considered idle if its status table entry is less than or equal to . This achieves overlap of the switching latency . The control packet is then formed with the source, target, selected data channel and packet length identifiers. If a node is not backlogged, its control slot remains idle during that cycle. In case the target is busy or an idle data channel is not available, the transmitter waits until the next cycle to attempt transmission.
The features of this proposed protocol are:
No collision on either the control channel or the data channels Arbitration is not required at target node Support of variable sized data packets
The switching latency is overlapped to decrease the impact of the optical device switching characteristics Flexibility in using channels since any free channel can be used Easily adaptable to a change in the number of interconnected nodes and channels Complexity of implementation is reduced due to simple access arbitration of control channel along with its collisionless nature
The next section presents the differences between the static allocation protocol DT-WDMA proposed in [1] and the TDMA-C.
Comparison to DT-WDMA Protocol
This section presents the differences between the two staticly allocated protocols in terms of architecture, the effect of switching latency, the control packet and data packet sizes.
Access to the control channel is time-multiplexed in both TDMA-C and DT-WDMA protocols. In the DT-WDMA, each node is assigned a home channel to transmit its data packets. To receive a packet, the destination node tunes its receiver R 1 to the home channel of the source node. This avoids requiring fast tunable transmitters. If node m i , 1 i M, is backlogged, it transmits a control packet in control slot T i , as shown in Fig. 1(b) .
The data packet is transmitted on the home channel of the source node, synchronized to the beginning of the next control cycle. There may be contention at the destination node. DT-WDMA employs an arbitration algorithm that is executed at the end of a control cycle to determine which data packet is to be received in the current control cycle. This contention problem is eliminated in the TDMA-C protocol through the use of status tables.
The switching latency for the DT-WDMA protocol must include the execution time of the arbitration algorithm in addition to the switching time of the optical devices, and the time to receive and decode the control packet from the last slot in the control cycle. As shown in Fig. 1(b) , the control cycle is extended by the switching latency to enable the information received in the last control slot to be decoded, the arbitration algorithm to be executed and the receivers to be tuned. In the TDMA-C protocol, the switching latency can be overlapped thereby reducing the sensitivity of the protocol to the switching characteristics of the devices.
Architecture:
The DT-WDMA is a control-channel-based protocol [1] with data channels pre-allocated to the nodes in the system. A system with M nodes is required to have M channels. Each node has two transmitters: one tuned to the control channel for transmitting control packets, and the other transmitter is tuned to its preassigned home channel for data packet transmission. A coupler is used at each node to combine the output of the two sources. Each node has two receivers: one is permanently tuned to the control channel wavelength to monitor and receive control packets.
The second receiver is tunable; it can be tuned to receive data packets on any of the M data channels from any of the M nodes in the system. The signal from the star-coupler is split at each node to interconnect the two receivers.
Control Packet Size:
A control packet of the DT-WDMA has three fields d, t and m: d, 1 d M, identifies the destination node address m d ; t denotes the delay experienced by a packet since its generation at a node till it reaches the hub; and m indicates the mode of the transmitter: packet-switched or circuit-switched. DT-WDMA preallocates the data channels to each node, so the information pertaining to the data channel wavelength need not be transmitted.
Switching Latency:
The basic control cycle of the DT-WDMA protocol consists of M control slots plus the switching latency. The switching latency per cycle for this protocol is composed of three components: the switching time of the optical devices, the time to receive and decode the control packet from the last slot in the control cycle, and the time required to execute the arbitration algorithm. The switching latency enables the destination nodes to be ready at the beginning of the control cycle to receive the data packets irrespective of the time when the control packet was sent in the control cycle as shown in Fig. 1 
(b).

Data Packet Size:
The time reserved on a data channel is fixed in the DT-WDMA protocol, equal to the control cycle length (which is proportional to the number of nodes). Data packets in the DT-WDMA protocol are bounded: the maximum transmission time of a data packet must be less than or equal to the length of a control cycle. The design must specify the maximum data packet length. If the data packet transmission time exceeded the duration of a control cycle, the control cycle could be extended to be the data packet transmission time. This change would be permanent: the control cycle length cannot be altered between cycles. When the control cycle is extended, the percent increase from the nominal control cycle to the extended control cycle is equal to the percent of control channel utilization lost. In operation with packet transmission times smaller than the control cycle duration, the percent difference between the control cycle length and the data packet transmission time is the utilization lost per data channel.
Arbitration at Target Nodes: Channels are assigned to nodes for data packet transmission in DT-WDMA and data packets are transmitted on the home channel of the source node, synchronized to the beginning of the next control cycle. All the nodes receive all the control packets. If a node decodes a control packet and identifies itself as the destination of a data packet from a particular node, the tunable receiver of the destination node is tuned to the wavelength of the home channel of the source node to receive the data packet. Multiple nodes may request the same destination node during a control cycle. An arbitration algorithm is executed at the destination node to choose from the contending packets at the end of a control cycle. Each potential source node also executes the same arbitration algorithm to determine which node will transmit its data packet to the destination node during the next control cycle. The successful node transmits its data packet during the next cycle, and the remaining contending stations are forced to remain idle and wait for the following control cycle to reattempt access. L: ratio of length of data packet to length of control packet B: capacity of the buffer at the transmitter S i : denotes State i, 0 i 4(B + 1) i : sojourn time in state S i V i : limiting probability of being in state S i in the embedded markov chain P i : limiting probability of being in state S i in the semi-markov process i : probability of leaving state S i P b : total probability of blocking : probability of at least one packet being generated in a control slot pr i]: probability of i packets being generated in time (M ? 1)=2 pw i]: probability of i packets being generated in time (M ? 1)
pd i]: probability of i packets being generated in time (L + ) the performance, in terms of packet delay and network throughput, is based on a semi-markov model. This model is first validated by simulation, and then used to study the impact to performance with changes in the numbers of nodes, channels, data packet length, packet generation rate and switching latency.
Analytic Performance Model
The following section introduces an analytical approach to protocol modeling based on a semi-markov process. The model of the protocol enables prediction of the behavior due to changes in various parameters like M, C, and . Table 1 summarizes the notation.
The performance metrics of primary concern are network thro ughput and packet delay. The delay is defined as the time from when the packet is generated until it is received by the target node. This semi-markov model allows modeling with varying interarrival time between generation of packets at a node and random holding times in each state [17] .
The assumptions for the model are:
1. all nodes behave independently 2. data packets are of variable length L 3. packet generation at each node follows a poisson process with a rate packets per unit time per node 4. a node can generate at most one packet per control slot 5. a data packet can be transmitted on any idle data channel 6. a packet generated at m i is targeted to m j with probability 1 M ? 1 for i 6 = j, 1 i M and 1 j M; and with probability 0 when i = j (Uniform Reference Model) 7. finite transmitter buffers -at most B packets are buffered while the transmitter is processing a packet 8. synchronization at control slot boundaries. Synchronization of data packet transmission at control cycle boundaries is not required
The following section introduces the state definitions of the model, derives the transition probabilities and solves for the limiting probabilities.
State Definitions
Three components (R 0 , R 1 and Tx) at each node can change state during every control slot. R 0 is continually parked to sense the control channel. The states of R 0 are: idle -no control packet was transmitted during that control slot, processing -receiving and decoding a control packet, and updating -revising the status tables to reflect the information contained in a received control packet.
The tunable receiver R 1 is idle unless a packet is directed to the node. The possible states then are: idle -this node is not currently receiving a data packet, tuning -the node was identified as the target by a control packet and is currently switching its tunable receiver to the specified data channel, and receiving -the node is currently receiving a data packet.
The transmitter is the component that changes states most often. The possible states are: idle -Tx is idle as long as there is no packet generated at the node; residual wait -Tx waits for its place in the control cycle after a packet is generated at the node for transmission; status -checking status tables to verify that the target node is idle and the availability of a data channel; control -transmit control packet; full wait -if the transmitter is blocked from transmitting the control packet (due to a busy target or data channel starvation), it must wait for its turn in the next control cycle; switching latency -once the control packet is transmitted, the transmitter waits time slots before transmitting the data packet; and data -transmitting the data packet.
The receivers and transmitter at each node function simultaneously. Their functions are distinctly defined. From the above details of the states of R 0 , R 1 and Tx, it is seen that there is no conflict in their operation. The only possibility is that a conflict may arise if both Tx and R 0 try to simultaneously access the status tables. R 0 updates the status tables every control slot, whereas Tx reads the tables a maximum of once per control cycle. This contention is neglected since R 0 updates the tables at the end of a control slot while Tx reads the tables at the beginning of a control slot. To characterize the behavior of the protocol, the model need only represent the states of the transmitter.
The model is based on finite transmitter buffers, queueing at most B packets while the transmitter is processing a packet. A semi-markov process is used to approximate the behavior of the transmitter at a node and the number of packets in the buffer. The semi-markov model focuses on the behavior of a single node, which is taken to be typical of ... the behavior of each node in the system. The model complexity is reduced by combining some of the states described earlier in this section. The state diagram of the semi-markov process depicting the behavior of the transmitter at one node is shown in Fig. 2 , and the states are defined as follows:
Si -transmitter is in residual wait state; with (i ? 1) packets buffered for transmission, 1 i (B + 1). S (B+1)+i -transmitter sending control packet; with (i ? 1) packets buffered for transmission, 1 i (B + 1). S 2(B+1)+i -transmitter is in full wait state; with (i ? 1) packets buffered for transmission, 1 i (B + 1). S 3(B+1)+i -transmitter sending data packet; with (i ? 1) packets buffered for transmission, 1 i (B + 1).
The probability of a transition from state S i to state S j is denoted as p i; j]. The following derives the transition probabilities between the states in the process. The transitions between states not mentioned below do not occur.
Let i denote the sojourn time of S i . The sojourn time of S 0 is one control slot so 0 = 1. A packet can be generated in any control slot of a cycle. If a packet is not generated in a control slot, Tx remains idle (represented by the self-loop on S 0 ). Packet generation is assumed to be a poisson process with a rate packets per time unit per node. The probability that the transmitter remains idle is denoted as p 0; 0]. The probability that no packet is generated in a control slot is p 0; 0] = e ? . The transition from state S 0 to S 1 occurs when a packet is generated in the control At the end of the sojourn time of S 1 , the transmitter desires to transmit a control packet. The process moves from S 1 to one of (B + 1) different states. The process makes a transition from S 1 to S (B+1)+i if (i ? 1) new packets are generated during 1 , 1 i (B + 1). The probability of k packets being generated in time (M ? 1)=2 is given by
k e ? (M ?1)=2 . The transition probabilities from state S 1 are dependent on the probability of The transmitter checks the status tables for the availability of the target node and any free data channel, and transmits the control packet if possible in states S (B+1)+i , 1 i (B + 1). The time of a control slot is assumed to be sufficient for the transmitter to check the tables and successfully transmit the control packet. The transmitter transmits the control packet if the target node is available and at least one data channel is available. The probability of blocking, P b , is derived in the Section A.1. New packets generated in state S 2(B+1) are lost. The transitions from S 2(B+1) can be to S 3(B+1) with probability p 2(B + 1); 3(B + 1)] = P b , and to S 4(B+1) with probability p 2(B + 1); 4(B + 1)] = (1 ? P b ).
If the transmitter was blocked, it must wait for a full control cycle to try again. Therefore the sojourn time for 
Limiting Probabilities
The limiting probabilities of being in S i of the embedded markov chain of the above semi-markov model, denoted as V i , can be obtained by solving the steady state equations. From the transition diagram of Fig. 2 and the transition probabilities discussed above, the steady state equations are obtained as:
(1)
for the idle state. The limiting probabilities of the residual wait states are
V i = 
The full wait state limiting probabilities are
for 2 i B, and
The data packet transmit states limiting probabilities
V 3(B+1)+i = (1 ? P b ) V (B+1)+i?1 + (1 ? )V (B+1)+i (11) for 2 i B, and
The process can be in only one state, so the normalizing equation is:
The equations form a linear set which can be solved to obtain the steady state probabilities. The limiting probability of being in state S i , 0 i 4(B + 1) in the semi-markov process [17] is:
The sojourn times of the states in the semi-markov model are given by: 0 = 1, i = (M ? 1)=2, (B+1)+i = 1, 2(B+1)+i = (M ? 1), and 3(B+1)+i = (L + ) for 1 i (B + 1).
These equations are solved in conjunction with the equations derived in the Section A.1 using the iterative algorithm given in the Section A.2 to obtain the packet delay and the network throughput. The following section derives the expressions for average packet delay and system utilization. These metrics are used in Section 4 for evaluating the performance of the protocol.
Performance Metrics
The performance metrics of interest, packet delay E T] and network throughput ? net , are derived in this section.
Network Throughput: Node throughput is the number of packets transmitted from a node per time unit and the network throughput is the number of packets transferred on the network per time unit. The transmitter transmits data in states S 3(B+1)+i , 1 i (B + 1), of the semi-markov process. The number of packets transmitted by a node is determined by the probability that the process is in a transmitting state. The throughput of a node is:
The total network throughput is:
? net = M? node (16) An issue of interest with this protocol is to identify if the achieved performance is limited by data channel starvation, or control limited. Data channel starvation occurs when a data channel is not available for a node when the target is not blocked. A system is control limited when the throughput is bound due to destination blocking or insufficient access to the control channel. An increase in the number of channels would improve the performance of a system suffering from data channel starvation but would not improve a control limited system.
Average Packet Delay:
The packet delay is the time taken from the instant a packet is generated to the instant it is received at the target node. This includes the waiting time and the packet transmission time.
The packet delay is obtained by applying Little's Law to a node in the system:
? node (17) where E T] is the average packet delay at a node, E N] is the average number of packets at a node, and ? node is the per node throughput given by Eqn. (15) . The average number of packets per node is E N] = 
The next section analyzes the protocol in terms of the parameters given in the above sections for variations in the system parameters.
Analysis of Performance Metrics
This section analyzes the proposed protocol through the semi-markov model developed in the previous section. The semi-markov model is validated by discrete-event simulation. The effect of varying the packet generation rate, the data packet length, the number of nodes, the number of data channels, and the switching latency are analyzed in the following sections.
Validation of the Model
Validation of the semi-markov model developed to analyze the TDMA-C protocol is obtained through simulation. The simulator is based on a stochastic self-driven discrete event model written in C with a C based library of routines that provide discrete-event and random variate facilities. The simulation was performed on the CRAY Y-MP at the National Center for Supercomputing Applications, University of Illinois at Urbana-Champaign. Steady state transaction times and throughput were measured. Simulation convergence was obtained through the replication/deletion method [18] , with a 98% confidence in a less than 2% variation from the mean. It can be seen that the results obtained through the different models predict similar behavior of the protocol. The saturation point is accurately predicted by the analytical model in all the cases. The deviation of the network throughput as computed by the semi-markov model from that obtained through simulation was less than 6%. Fig. 3(a) shows the variation of delay as a function of packet generation rate for M = 32 and C = 8 and varying packet sizes. For large packet sizes of L = 64, the saturation point occurs at = 0:004, whereas the saturation point occurs at = 0:008 for L = 32. Figs. 3(b)-(c) show a similar trend for C = 16; 32 respectively. As the packet size is increased from 16 to 64, the saturation point occurs at a lower packet generation rate. This shows that the network can support a larger packet generation rate for smaller packets. The saturation point increases linearly with decreases in packet size.
Figs. 3(d)-(f) illustrate the occurrence of data channel starvation and control limiting as defined in Section 3.3. The maximum throughput increases from 0.48 to 0.65 when C is increased from 8 to 16 for L = 16, but does not improve any further for C = 32. This shows that there is no significant increase in the maximum network throughput when C is increased beyond M=2. The same is true for the other packet sizes of L = 32; 64. When C = 8, the throughput is limited by the number of data channels and so the throughput improves with increases in C. The system is data channel starved in this case. Beyond C = M=2, the system is control limited and any increase in C does not improve the maximum throughput.
Note that this is not a limitation due to the proposed protocol: it is inherent to the control/data channel configuration and destination blocking. It is present in all control channel-based approaches. However, due to the staticly allocated control channel access protocol, and its collisionless nature, the proposed approach achieves the maximum utilization for this class of protocols. The following sections describe in greater detail the variations in these performance metrics as the parameters are varied.
Comparison to DT-WDMA
This section compares the performance of TDMA-C with DT-WDMA. DT-WDMA was chosen for the performance comparison because both are control-channel-based protocols and employ static allocation on the control channel.
The DT-WDMA protocol is restricted to an architecture with C = M. This comparison illustrates the performance advantage of the proposed approach, showing that the performance levels of the DT-WDMA protocol can be achieved by the TDMA-C protocol with 50% fewer data channels. The plotted data is obtained from simulation with infinite transmit buffer capacities. The data packet length is assumed to be exponentially distributed with mean L 2 f16; 32; 64g. The number of channels in the DT-WDMA is C = M and in the TDMA-C protocol is varied as C 2 fM; M=2; M=4g. Fig. 4(b) plots the network throughput in the two protocols. For L = 16; 32 the TDMA-C protocol with M=2 channels achieves 20% higher network utilization than the DT-WDMA with M channels. And for L = 64, the performance of TDMA-C with M=2 channels equals that of DT-WDMA with M channels. This comparison shows that the TDMA-C protocol can support variable sized packets and achieve superior performance with 50% fewer channels than the DT-WDMA.
Effect of Varying
This section studies the effect of varying the switching latency on the TDMA-C protocol. This protocol assumes that the transmitter must allow sufficient time for the target node to receive and decode the control packet and then tune its receiver to the specified data channel (denoted as ). This paper introduced an overlapping mechanism designed to reduce the impact of this delay. The objective was to reduce the performance sensitivity on the switching characteristics of the optical components, propagation delay, and control packet decode time. This section examines the result of this overlapping mechanism on the delay and throughput characteristics.
The results that are plotted are based on simulation with a finite transmitter buffer capacity of 10. Fig. 5 plots the effect of varying 2 f0; 1; 2; 4g on the delay and network throughput for M = 32 for C = 16 and L 2 f16; 32; 64g.
Each graph for each packet size contains four traces for each case of (each plot contains a total of 12 graphs). As is increased from 0 to 4, the delay is shown to increase in proportion to . However, the graphs show that this increase is not significant when the entire delay is considered. The trends are the same for C = 8; 32 and hence not plotted. 
Variations in Packet Size and Data Channels
This section analyzes the effect on delay and throughput due to variations in the packet length and the number of data channels. The cases considered in Fig. 6 illustrates the impact to delay and network throughput with variations in L 2 f16; 32; 64g and C 2 f8; 16; 32g with = 0. As before, the number of nodes has been kept constant at M = 32.
Packet Delay: Consider a lightly loaded system. Packet delay is comprised of two main components: synchronization and transmission delays. The synchronization delay is the time from when a node receives a new packet until its position within a control cycle is reached (the delay until a control packet can be transmitted). On average the synchronization delay is approximately (M ? 1)=2, and so the total expected delay for a lightly loaded system is approximately (M ? 1) 2 + L + . Fig. 6 (a) verifies this observation, where the impact due to larger packet sizes is illustrated.
Consider a heavily loaded system. Fig. 6(a) shows that delay may reduce as C increases. Additional data channels are available as C increases, decreasing the probability of a control packet being blocked due to data channel starvation. The saturation point thus increases with an increase in C when the system is data channel limited. Beyond this point an increase in the number of data channels does not provide significant improvement in delay since there are sufficient channels, and data channel starvation has a low probability. There is no significant decrease in delay for an increase of C above M=2.
Network Throughput: Fig. 6(b) illustrates the impact of varying the channels and packet length on network throughput. The number of nodes is kept constant at M = 32, while the number of data channels are varied as C 2 f8; 16; 32g and the packet length is varied as L 2 f16; 32; 64g with = 0. when the number of data channels limit the capacity of the network.
As the number of data channels is increased for a fixed M and L, network throughput increases until the system becomes control limited. Any increase in C beyond this point does not result in any significant improvement in throughput. This can be seen from the Fig. 6(b) . The maximum network throughput increases by 38% (from 0.468 to 0.647) at L = 16 when C is increased from 8 to 16, but only increases by 1% when the system is further extended to C = 32. 
Variations in Packet and System Size
This section analyzes the effect of variations in the number of nodes and packet length on the delay and throughput when the number of data channels is kept constant.
Packet Delay: Fig. 7(a) illustrates the delay as the system size is increased as M 2 f8; 16; 32g for data packet lengths L 2 f16; 32; 64g with = 0 and C = 8.
The increase in delay as M increases is caused by the increased synchronization delay due to the increased control cycle length. This illustrates an advantage of time multiplexing the control channel rather than the data channels, since the synchronization delay is approximately
, so doubling the size of the system does not cause the delay with light traffic to double.
Network Throughput: Fig. 7(b) shows the effect of varying M and L on the network throughput with a constant number of data channels. This graph considers the case of C = 8 with M 2 f8; 16; 32g and L 2 f16; 32; 64g. This graph illustrates a mixture of systems: some are control limited (M = 8, and M = 16 with L = 16), while the remaining cases are data channel limited.
Conclusions
This paper presented a collisionless wavelength division multiple access protocol, targeted to a star-coupled photonic network. Collisionless transmission is achieved through the use of status tables, and arbitration is not required by the target node. Static allocation is employed on the control channel, providing maximum throughput and high stability of the network with heavy traffic. The number of interconnected nodes and data channels are independent in this protocol, simplifying system expansion through increases in nodes and/or channels. The protocol has flexibility in data channel allocation and supports variable sized packets. A simple mechanism was introduced that overlaps the switching latencies, decreasing the performance sensitivity from the optical components switching speeds. The performance of the proposed protocol has been compared to the DT-WDMA protocol proposed in [1] and it has been shown that the proposed protocol achieves superior performance with 50% fewer channels. A mathematical technique based on a semi-markov model has been developed to study media access control protocols. This results in a significant speed of performance prediction. Simulation models were developed to validate the analytic model. Packet delay and throughput were studied with variations in the packet length, number of interconnected nodes, the number of data channels in the network, and switching latency.
A Appendix
A.1 Probability of Blocking
The probability of the transmitter being blocked from transmitting a control packet is derived from the semi-markov model. [19] . The probability of total blocking depends on three factors: the probability that the target node is currently receiving a data packet on a data channel reserved in a previous control cycle by a source node other than the node being considered; the probability that the target node is busy receiving a data packet reserved by a different source node during the current control cycle; and the availability of a data channel.
The probability that the target node is busy receiving a data packet from a node on a data channel reserved in the previous control cycle is computed as follows. States S 3(B+1)+i for 1 i (B + 1) of the semi-markov model represent the data packet transmission by a node.
(B+1) X i=1 P 3(B+1)+i is the probability that a node is currently transmitting a data packet to one of the other (M ?1) nodes (a node does not transmit to itself).
(B+1) X i=1 3(B+1)+i is the probability that a node completes data packet transmission during the current control slot.
(B+1) X i=1 P 3(B+1)+i ? 3(B+1)+i is the probability that transmission has not been completed, so the probability that a node is transmitting a data packet to the target node is 1 M ? 1
The probability that the target node is busy, denoted as PTB, is the total probability of the target node receiving a packet from the other (M ? 2) nodes that are currently transmitting data packets:
The probability that the target node is available to receive a packet from the source node in the current control cycle (PT ) is determined next. This probability is conditioned on the availability of a data channel. A node may transmit to any of the other (M ? 1) nodes in the system. States S 3(B+1)+i , 1 i (B + 1), represent data packet transmission by a node, and are entered from states S (B+1)+i , 1 i (B + 1), with a probability (1 ? Pb) P (B+1) i=1 3(B+1)+i . The probability that a node is currently transmitting a packet to a particular target node is given by:
The probability that a source node will not transmit to a particular target node is (1 ? PT ), and the probability that none of the (M ? 1) source nodes transmit to the target node is (1 ? PT ) (M ?1) . The probability that at least one out of the (M ? 1) nodes will transmit a packet to the particular target node is approximated as p = 1 ? (1 ? PT ) (M ?1) . The expected number of nodes that have a packet to be transmitted to the particular target node is (M ? 1)PT . The probability that the target node is available to receive the packet being transmitted from the source node is PNA = p (M ? 1)PT .
The last factor is the availability of a data channel to the source node for data packet transmission. The probability of a channel being available is computed conditioned on the availability of the target node and the number of idle channels [19] . Let X(j)
denote the probability that a channel is available to the source node for packet transmission conditioned on the probability that there are j idle channels in the network, and Z(j) is the probability that there are j idle channels in the network. Using the theorem of total probability, the conditional probability of a channel being available to the source node is PCA = C X j=1 X(j)Z(j) (25) If there are i source nodes with data packets to be transmitted and there are j idle data channels in the network, then only min(i; j) find idle channels. The probability that the source node (one of the i nodes) finds an idle data channel is min(i; j) i The probability that j out of the C data channels are busy is given by the binomial distribution with parameter q:
Z(j) = C j q (C?j) (1 ? q) j (27) where q is the probability of a channel being busy and is given by:
The total blocking probability is then computed as: 
A.2 Iterative Algorithm
The probability that a node is transmitting to a particular node depends on the limiting probabilities of being in the data packet transmitting states and of leaving the control packet transmitting states of the the semi-markov process. The limiting probabilities are derived using the blocking probability Pb and are computed iteratively using the following algorithm.
